

**G-COE PICE, International Symposium and
IEEE EDS Minicolloquium on
Advanced Hybrid Nano Devices (IS-AHND) 2011**

CMOS-Device Technology Benchmarks for Low-Power Logic LSIs

Oct./4th, 2011 (35 min.)

Hitoshi Wakabayashi, Sony Corporation


- **Benchmarks of CMOS scaling**
 - ◆ **Cost ← chip size**
 - ◆ **Power**
 - ◆ **Speed**

ITRS Logic Roadmap

■ International Technology Roadmap for Semiconductors <http://www.itrs.net/>

■ Half-pitch scaling

◆ Cost, Power, Speed




180 → 130 → 90 → 65 → 45(40)

$\times 0.7$ $\times 0.7$

$\times 0.5$ N-1 N N+1



→ 32(28) → 22(20) → 16(14)

→ 11-nm **technology node**



cost reduction by scaling

■ Pitch scaling → SRAM-cell-size scaling



10 nm, 0.021 μm^2 , IBM, 11VL T4-5

- The world smallest 6T-SRAM
- FinFET u/ Mixed EB and Optical litho. (MXL)
- Contacted gate pitch (CGP) scaling down to 50 nm

CGP (nm)	CFP (nm)	x (μm)	y (μm)	area μm^2	β
50	50	0.21	0.10	0.021	1
60	50	0.21	0.12	0.025	1
70	50	0.21	0.14	0.029	1
70	50/60	0.25	0.14	0.035	1

Fig 2: Design rules for the 6T SRAM bitcells investigated in this work. Varying combinations of contacted gate pitch (CGP) and contacted fin pitch (CFP) from 70 to 50 nm were used to explore the behavior of bitcells with areas ranging from 0.035 to 0.021 μm^2 with β ratios of 1.





Fig 15: Demonstration of a 0.021 μm^2 bitcell with a CGP and CFP of 50 nm

Performance comparison

■ Delay time

◆ $(C_g + C_{para}) V_{dd} / I_{ds} = C_{para} \times V_{dd} / I_{on}$ @ $C_g \ll C_{para}$
 = $C_i \times L_g \times V_{dd} / I_{on}$ @ $C_g \gg C_{para}$


◆ I_{eff}

■ Power density [W/ μm^2]

◆ Active $f C V^2 = I / C V \times C V^2 = V_{dd} \times I_{on} [A/\mu m] / L_g [\mu m]$

◆ Standby $J_{leak} \times V_{dd}$

Device or Circuit Parameter	Scaling Factor
Device dimension t_{ox}, L, W	$1/\kappa$
Doping concentration N_a	κ
Voltage V	$1/\kappa$
Current I	$1/\kappa$
Capacitance $\epsilon A/t$	$1/\kappa$
Delay time/circuit VC/I	$1/\kappa$
Power dissipation/circuit VI	$1/\kappa^2$
Power density VI/A	1




R. Dennard, IEEE JSSC, 1974




Voltage-scaling limited by random variability

- **Threshold voltage (V_{th}) variability**
 - ➔ **SRAM variability**
 - ◆ **Systematic** ← un-uniformity
 - ◆ **Random** ← Quantization

M. Kanno, Sony, 2007 VLSI Tech.




T. Skotnicki, STMicroelectronics, IEEE T-ED, 2008.






28nm, 0.6 V SoC, MIT/TI, ISSCC11 7.5/14.4

■ Poly-Si/SiON, 6T-SRAM

■ 3σ , 0.6V



<i>Process</i>	28nm Low Power CMOS
<i>Lithography</i>	high-NA 193i
<i>Performance</i>	pMOS: Epitaxial S/D SiGe nMOS: Strain techniques
<i>Gate stack</i>	dual-gate poly/SiON double patterning
<i>Metal stack</i>	ULK dual damascene Thick top Cu level and Al level
<i>Logic</i>	SVT, LVT, multi-channel length
<i>Bit</i>	0.12 μm^2 6-TSRAM bitcell






To reduce random variability

■ Sigma of threshold voltage

$$\sigma V_{th} \propto \{T_{inv} N_A^{1/4}\} / \text{sqrt}(L_g \times W) = A_{vt} / \text{sqrt}(L_g \times W)$$

■ Metal/High-k gate stack



Variability reduction, Intel gate-last



- Thin T_{inv} by M/Hk gate
- Gridded layout

Layout Restrictions

M. Bohr, Intel, ISSCC, 2009

65 nm Layout Style

32 nm Layout Style





After gate patterning

- Bi-directional features
- Varied gate dimensions
- Varied pitches


- Uni-directional features
- Uniform gate dimension
- Gridded layout

K. Kuhn, Intel, iedm 2008, 28.4





Gate capacitance reduction by Lg scaling

- $CV/I [sec] = C_i [F/um^2] \times L_g [um] \times V_{dd} / I_{dsat} [A/um]$
- Lg scaling by thin T_{inv} u/ M/Hk gates



M. Khare, IBM, iedm 2010, Short Course



Electrostatics and Under-lap device in 15nm



- Effect of under-lap junction on 15nm device electrostatics
 - SS shows improvement with under-lap condition
 - DIBL shows less impact as doping decreases as L increases
- I_{eff} vs under-lap plot shows Electrostatics vs External Resistance Trade-off
- Under-lap can help electrostatics if initial SCE is poor


Sony's Gate-Last M/Hk, VL09 T2A-1

S. Mayuzumi, Sony, iedm07





Longitudinal channel stress

S_{xx} [GPa]



V/I vs. Node/Lg for HP/LOP/LSTP

- M/Hk gate-last achieves small V/I.
- FinFET has almost the same effects.





CV/I vs. Node/Lg

■ Slow down on node

■ Speed up on Lg



◆ Slow Lg scaling

◆ High-mobility pMOS



CV/I & V/I vs. power-density


- Need low voltage based on high mobility






Voltage scaling by III-V, iedm09, 13.1

■ InGaAs HEMT on Si for nFET, Intel

- 10,000 cm²/Vs @ 300K
- L_g = 75 nm
- V_{ds} = 0.5 V




iedm 09, 13.1, Intel



The highest μ Ge n/pFETs, iedm10 18.1

■ Electron mobility: 1920 cm²/Vs






■ Hole mobility: 725 cm²/Vs



SoC components, Intel 45 nm

Intel web site

LOGIC TRANSISTOR	HIGH PERF STD PERF-Pw/R LOW Pw/R HIGH PERF/LOW Pw/R
I/O TRANSISTOR	1.8V 2.5V 3.3V
METALS	HIGH PERF (CPU) HIGH DENSITY LOW COST ULTRA HIGH DENSITY
EMBEDDED MEMORY	e-SRAM E-NTP/FUSE
BASIC ANALOG	MM, MOS CAP INDUCTOR (L)
ADV MIXED SIGNAL/RF	PRECISION R PRECISION C HIGH Q L DEEP N w/ λ HIGH RES SUB



C.-H. Jan, Intel, iedm 2010, 27.2

Sidewall image transfer (SIT)

- Synchronized edges
- ➔ Small variability

H. Kawasaki, iedm09, 12.1






Fig. 5: The schematic of the SIT process. Fin


V. S. Basker, 2010 Symp. on VLSI Tech., 2.2



Bong Tae Park, 2010 Symp. on VLSI Tech., 12.1



H. Kawasaki, IWJT 2007, S1-1



3D architectures

■ Requirements:


$$I_{dsat}/W_{\text{footprint}} > I_{dsat}/W_{\text{eff}}$$

- ◆ Single Si nanowire FET
- ◆ 2D-twin Si nanowire FET
- ◆ 3D stacked nanowire FET


■ Functionalities/chip area

- ◆ SiP technologies


F.L. Yang et al., VLSI, 2004.



K.H. Yeo et al., IEDM, 2006.



L.K. Bera, et al., IEDM, 2006.




Huge systems

in a chip
having
0.1-Peta
Trs !!!

1E5
#/chip

2007 ITRS Product Technology Trends -
Functions per Chip



Students need to consider.

Summary

■ Benchmarks of CMOS scaling

- ◆ Cost
- ◆ Power
- ◆ Speed