G-COE PICE, International Symposium and IEEE EDS Minicolloquium on Advanced Hybrid Nano Devices (IS-AHND) 2011

CMOS-Device Technology Benchmarks for Low-Power Logic LSIs

Oct./4th, 2011 (35 min.) Hitoshi Wakabayashi, Sony Corporation

Benchmarks of CMOS scaling

- ♦ Cost ← chip size
- Power



ITRS Logic Roadmap

International Technology Roadmap for Semiconductors <u>http://www.itrs.net/</u>



cost reduction by scaling ■ Pitch scaling → SRAM-cell-size scaling



10 nm, 0.021 um2, IBM, 11VL T4-5

- The world smallest 6T-SRAM
- FinFET u/ Mixed EB and Optical litho. (MXL)
- Contacted gate pitch (CGP) scaling down to 50 nm

CGP (nm)	CFP (nm)	x (μm)	у (µm)	area µm²	β
50	50	0.21	0.10	0.021	1
60	50	0.21	0.12	0.025	1
70	50	0.21	0.14	0.029	1
70	50/60	0.25	0.14	0.035	1

Fig 2: Design rules for the 6T SRAM bitcells investigated in this work. Varying combinations of contacted gate pitch (CGP) and contacted fin pitch (CFP) from 70 to 50 nm were used to explore the behavior of bitcells with areas ranging from 0.035 to 0.021 μ m² with β ratios of 1.







bitcell with a CGP and CFP of 50 nm

Performance comparison

Delay time

♦ (Cg+Cpara) Vdd / Ids = Cpara x Vdd / Ion @ Cg << Cpara</p>

= Ci x Lg x Vdd / Ion @ Cg >> Cpara

♦ Ieff

Power density [W/um2]

♦ Active fCV² = I/CV x CV² = Vdd x Ion [A/um] / Lg [um]
♦ Standby J_leak x Vdd



Voltage-scaling limited by random variability



28nm, 0.6 V SoC, MIT/TI, ISSCC11 7.5/14.4







Gate capacitance reduction by Lg scaling

CV/I [sec] = Ci [F/um2] x Lg [um] x Vdd / Idsat [A/um] Lg scaling by thin Tinv u/ M/Hk gates

15





- DIBL \$3 80 - SS_sat Underlap(nm)



Effect of under-lap junction on 15nm device electrostatics

SS shows improvement with under-lap condition

 DIBL shows less impact as doping decreases as L increases leff vs under-lap plot shows Electrostatics vs External Resistance Trade-off Under-lap can help electrostatics if initial SCE is poor

Sony's Gate-Last M/Hk, VL09 T2A-1





V/I vs. Node/Lg for HP/LOP/LSTP ■ M/Hk gate-last achieves small V/I. ■ FinFET has almost the same effects.





CV/I & V/I vs. power-density Need low voltage based on high mobility



Voltage scaling by III-V, iedm09, 13.1

InGaAs HEMT on Si for nFET, Intel

•10,000 cm2/Vs @ 300K •Lg = 75 nm •Vds = 0.5 V



n++-InGaAs : 20 nm Gate InP etch stop : 6 nm Ino. 52Alo. 48As : 3 nm Sið-do In0.52Al0.48As : 3 nm InP laver · 2 nm Ino 7Gao 3As QW channel : 10 nm Ino 52Alo 48As bottom barrier : 100 nm In_xAI_{1-x}As buffer (x=0-0.52) : 0.7 μm (overshoot of In (0.52...0.7))

TaSiO,

Drain

GaAs nucleation : 0.7µm and buffer layer

4º(100) Offcut Si substrate

Source



SoC components, Intel 45 nm



Sidewall image transfer (SIT)

H. Kawasaki, iedm09, 12.1

mandrel

P_{mandrel}

spacer

Pmandre

hardmask

Si

D_{fin}

Synchronized edges Small variability



3D architectures

 Requirements: Idsat/Wfootprint > Idsat/Weff
 Single Si nanowire FET
 2D-twin Si nanowire FET
 3D stacked nanowire FET
 Functionalities/chip area
 SiP technologies





Summary

Benchmarks of CMOS scaling

- Cost
- Power
- Speed

